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Low-Power Operation Using Self-Timed Circuits 
and Adaptive Scaling of the Supply Voltage 
Lars S .  Nielsen, Cees Niessen, Jens Sparso, and Kees van Berkel 
Abstrucf- Recent research has demonstrated that for certain 
types of applications like sampled audio systems, self-timed cir- 
cuits can achieve very low power consumption, because unused 
circuit parts automatically turn into a stand-by mode. Additional 
savings may be obtained by combining the self-timed circuits 
with a mechanism that adaptively adjusts the supply voltage 
to the smallest possible, while maintaining the performance re- 
quirements. This paper describes such a mechanism, analyzes the 
possible power savings, and presents a demonstrator chip that has 
been fabricated and tested. The idea of voltage scaling has been 
used previously in synchronous circuits, and the contributions 
of the present paper are: 1) the combination of supply scaling 
and self-timed circuitry which has some unique advantages, and 
2) the thorough analysis of the power savings that are possible 
using this technique. 
I. INTRODUCTION 
HE DOMINANT source of power dissipation in digital 
CMOS circuits is the dynamic power dissipation: 
(1) 
where fclk is the switching frequency, CL the total node 
capacitance in the circuit, a the average fraction of the total 
node capacitance being switched (also referred to as the 
activity factor), and finally V D ~  the supply voltage. 
For a given technology and application, the power consump- 
tion can be minimized by reducing VDO and/or a. 
Reducing VDD leads to an increase in circuit delays. With 
good accuracy, the circuit delay can be estimated using the 
following equation [ I ] ,  where p is the mobility, Cox the oxide 
capacitance, V, the threshold voltage, and W / L  the width to 
length ratio of transistors. 
Pdynaniir = a ’ fclk ’ CL ‘ V g D  
T 
The activity factor a can for example be reduced by avoiding 
glitches or by gating the clock. While synchronous circuits 
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require special design effort and clock gating circuitry, self- 
timed circuits inherently avoid redundant transitions. For this 
reason, self-timed circuits have attracted more attention in 
recent years, particularly in areas where the computational 
complexity is strongly data dependent. An example of work in 
this area is the error corrector for the Digital Compact Cassette 
(DCC) player developed at Philips Research Laboratories 
[2]. This circuit dissipates about 80% less power than its 
synchronous counterpart. For an introduction to self-timed 
circuit design we refer to [31-[5]. 
Another advantage of self-timed circuits is the ability to ex- 
ploit variations in fabrication process and operating conditions 
in the best possible way. The performance of the chip depends 
on actual circuit delays, rather than on worst-case delays. 
This paper describes a technique that combines self-timed 
circuitry with a mechanism that adaptively adjusts the sup- 
ply voltage to the minimum possible, taking into account: 
process variations, operating conditions, and data dependent 
computation times. Adaptive supply scaling or “just-in-time 
processing” has been studied both at Philips Research Labora- 
tories [6] and at the Technical University of Denmark [7] and 
this paper combines the experiences of the two parties. 
The idea of voltage scaling has been used previously in 
synchronous circuits, and the contributions of the present 
paper are: 1) the combination of supply scaling and self- 
timed circuitry which has several unique advantages, and 2) 
the thorough analysis of the power savings that are possible 
using this technique. 
The paper is organized as follows. Section 11 presents the 
concept of adaptive supply scaling. Section 111 provides an 
analysis of the power savings that can be obtained, and Section 
IV extends the analysis to include the effects of velocity 
saturation and short-circuit currents. Section V presents a small 
demonstrator chip that has been fabricated and tested. Section 
VI concludes the paper and discusses some open questions. 
11. ADAPTIVE SUPPLY SCALING 
In this section a system architecture for adaptive supply 
scaling is proposed and suitable applications are discussed. 
In the end of the section the approach is related to voltage 
scaling in synchronous circuits. 
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scaling. 
Self-timed circuit in synchronous environment using adaptive supply 
A. System Architecture 
The proposed system using adaptive supply scaling in 
combination with self-timed circuitry is shown in Fig. 1. The 
system consists of the data processing circuit itself, two FIFO- 
buffers, a state detecting circuit, and a DC-DC converter 
for scaling down the supply voltage. The converter can be 
anything from a resistive device (a transistor on the chip) to 
a more sophisticated lossless device. 
The actual design of the DC-DC converter is beyond the 
scope of this paper. Current research in low-power portable 
electronics includes design of low-voltage on-chip DC-DC 
converters, and efficiencies above 90% have been reported. 
A few pointers to this literature are: [8],[9]. 
The self-timed circuit is operating in a synchronous en- 
vironment and the requirements are therefore, that the input 
buffer never runs full, and that the output buffer never becomes 
empty. With this requirement, synchronization problems will 
not occur at the synchronous/asynchronous interface. 
The state detecting circuit monitors the state of one of the 
buffers, for example the input buffer as shown in Fig. 1. In 
this case, if the buffer is running empty, the circuit is operating 
too fast, and the supply voltage can be reduced. If, on the 
other hand, the buffer is running full, the supply voltage must 
be increased. The alternative is to monitor the output FIFO, 
and the state of the buffer must then be interpreted in a 
complementary way: a buffer running full should lead to a 
lower supply voltage, and vice versa. In this way the supply 
voltage will be adjusted to the actual workload, at all times 
maintaining the throughput requirements at lowest possible 
supply voltage. 
The synchronous embedding shown in Fig. 1 was used for 
illustration purposes. Adaptive supply scaling may be used 
in a wider range of applications. Furthermore the architecture 
in Fig. 1 uses two FIFO's. In many cases one of the FIFO's 
may be omitted, because of particular characteristics of the 
algorithdapplication to be implemented, or because buffering 
is provided by the environment [6] .  This leaves the other FIFO 
to be part of the feed-back loop. 
B. Suitable Applications 
Adaptive supply scaling is particularly useful in systems 
with highly sequential algorithms that perform a large number 
of computation steps per data item, and where the computation 
time is data dependent. In addition, many systems are designed 
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Fig. 2. Normalized throughput versus supply voltage for the DCC error 
corrector. 
for worst-case conditions in order to guarantee response time, 
and therefore they possess a great unused speed potential. A 
safety margin of 2.5 is common in synchronous circuits, to 
accommodate variations in process and operating conditions. 
The idea is to convert this speed potential into a corresponding 
power saving, by reducing the power supply until the delay of 
the computation just fits the available time slot. The FIFO- 
buffers allow for averaging, which enables the system to 
exploit data dependencies. 
Two factors limit the usefulness of the approach, 1) the 
FIFO-buffers add to the latency as seen by the environment, 
and 2) Vdd should only vary at a slow rate relative to the 
intemal operational speed of the circuit, otherwise it may 
interfere with the operation of the circuit (signal levels, noise 
margin, etc.). In many applications latency is not a critical 
issue, and even in real time audio systems a latency in the 
order of a few milliseconds is acceptable. The limitations on 
the dynamics of V& makes the technique most suitable for 
applications with moderate throughput requirements where the 
external and intemal frequency of operation differ by one or 
more orders of magnitude. 
Examples of algorithms/applications that are particularly 
suited for adaptive supply scaling are, sampled audio systems, 
floating-point units, and error correction. For instance, the 
DCC error corrector described in [ 2 ]  processes code words 
of 32 bytes and the processing time of a code word depends 
critically on its correctness. The measured throughput for 
correct code words is three times that for incorrect code words 
(cf. Fig. 2).  Given that over 95% of the code words are correct, 
the DCC error corrector can operate below 2 V most of the 
time. Only a sequence of incorrect codewords would scale up 
Vdd 
C. Relation to Existing Techniques 
Having presented the key ideas, it is relevant to relate the 
approach to voltage scaling in synchronous circuits. 
One approach is to derive the supply voltage from the clock 
frequency as described in [lo]. Here, a self-regulating voltage 
reduction circuit adjusts the internal supply voltage to the 
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lowest value compatible with chip speed requirements, taking 
temperature and technology parameters into account. This is 
done using a phase locked loop where the clock signal is 
compared with the output of an on chip ring oscillator, whose 
delay-Vdd properties are assumed to be proportional to those 
of the actual circuit. 
This mechanism obviously has some resemblance to the 
method described in this paper. However, there are some 
important differences and advantages that originate from the 
very nature of self-timed circuits - the handshaking that 
signals when computations have finished: 
In the self-timed approach the feedback is based on the 
actual delays in the circuit. This makes it more robust. 
The ring oscillator may provide a good match for static 
CMOS circuitry, but for circuits including pass-logic, 
memories and other irregular parts the matching may be 
less accurate. This means that a safety margin has to be 
introduced, reducing the power savings. 
The self-timed approach takes advantage of data depen- 
dencies, and that can contribute significantly to the power 
savings (cf. Section 111-D). 
The feed-back signal controlling the DC-DC converter is 
easily derived from the FIFO’s, and the FIFO’s further 
smoothens fluctuations in workload, which again tends to 
filter out fluctuations in vdd. 
111. ANALYSIS OF POWER SAVINGS 
In this section, the power savings made possible by the 
use of adaptive supply scaling will be estimated based on 
first order approximations of circuit delays. In Section IV 
the analysis is extended to include the effects of short-circuit 
currents and velocity saturation. First, the fabrication process, 
operating conditions, and data dependencies are considered 
with a lossless DC-DC converter, and second, the power loss 
related to the converter is taken into account. In order for the 
results to be independent of the fabrication process, the supply 
voltage VDD will be normalized with respect to the threshold 
voltage V,. 
It should be noted that all estimations in the analysis will 
be based on a self-timed circuit with a constant throughput 
requirement, and no comparison between self-timed circuits 
and synchronous circuits is made. 
A. Power Versus Delay 
A circuit designed for worst-case conditions, allows for 
supply scaling, when worst-case conditions are not present. 
Operating the circuit at a fixed supply voltage VDD, leads 
to the power consumption ~ ( V D D )  and scaling the supply 
voltage to Vdd, leads to P ( V d d ) .  The power reduction y can 
thus be expressed: 
(3) 
In the typical case (typical process and operating condi- 
tions), the supply voltage can be reduced until circuit delays 
Td,typ match those determined by the worst-case conditions 
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and both. 
Power savings due to variations in process, in operating conditions, 
Td,worst. Using (2) the reduced supply 
solving the following equation for Vdd: 
Td,typ(Vdd) = Td,worst(VDD) 
&d 
P t y p C o x ( W / L )  (vdd - & , t y ~ ) ~  
=$ 
QVDDVDD 
voltage is found by 
- 
QTQpptypCox(W/L)(QVDDVDD - Qth&,typ)2 
(4) 
A number of coefficients are introduced in this equation to 
accommodate process variations and operating conditions: 
Operating: 
Q V D D  = VDD,worst/VDD 
QT = P t Y P ( ~ ) / P t Y P P O ) .  
Process: 
Qth = &,worst/&,typ 
Q p  = P w o r s t ( ~ o ) / P t y p ( ~ o ) .  
where T is the temperature. As it can be seen, only variations 
in p ,  VDD and V, are included in the analysis, and a distinction 
between the influence of operating conditions and process 
variations is made. 
B. Process Variations 
To estimate the amount of power that can be saved due to a 
typical process outcome, (4) is solved with a 15% variation on 
both p and V,, leading to ap = 0.85 and Qth = 1.15. These 
values stem from the technology used for the demonstrator 
circuit described in Section V and are representative for typical 
1 pm CMOS processes. The result is shown in Fig. 3 labeled 
“Process”. 
The figure shows, that the power reduction is approximately 
constant over the supply voltage range, and that the dissipated 
power, for the typical case, is 3/4 of that dissipated in 
the worst-case. In case of the best fabrication process, the 
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dissipation will be approximately half of that in the worst 
case (not shown in Fig. 3 ) .  
C. Operating Conditions 
Operating conditions influence circuit delays through QT 
(temperature) and LYVDD (supply voltage) in (4). When tem- 
perature rises, mobility decreases [ 1 11: 
3 _ _  
p(T)  = ( f )  ’P(T0) = QT ‘ P ( T 0 ) .  ( 5 )  
The exponent is an empirical value, and values ranging from 
1.5 to 2 are reported in 11 11. In order not to overestimate the 
possible power savings, the value 1.5 is used in this analysis. 
Using TO = 300 K as typical operating condition and T = 350 
K as worst case gives LYT = 0.80, and with a 10% tolerance 
on the supply voltage, OVDD = 0.9. With these numbers, 
an estimation of the power dissipation in the typical case, 
compared to that in the worst case, can be made. The result 
is shown in Fig. 3 labeled “Operating”. 
The combined effects of process variations and operat- 
ing conditions, can also be found in Fig. 3 with the label 
“Combined”. At VDD = 3Vt, the power dissipation can be 
approximately halved. 
D. Data Dependencies 
A simple model is introduced to quantify the possible 
power savings due to data dependencies, i.e. variations in 
workload: For each input data, the system makes a sequence 
of computations, which is data dependent. Using this model, 
the workload can be expressed as a “cycle utilization” or 
“duty cycle” factor d, corresponding to the average number 
of computation steps divided by the worst-case number. 
With duty cycle d, the circuit delay can be scaled by 
l /d ,  yielding a cycle utilization equal to 1 .  Including this 
dependency in (4), gives: 
from which V d d  Can be derived. The reduction of V d d ,  caused 
by the reduced workload, is not the only effect that will 
influence the power reduction y. When d < 1, less work 
is being done, leading to a linear reduction of the power 
dissipation based on this effect alone. The power reduction 
can thus be expressed as a combination of the two effects: 
(7) 
To estimate the influence of data dependencies on power 
reduction, the a-coefficients in (6) are all set to one, and V d d  
is found and inserted into (7). In Fig. 4 the power reduction y 
is plotted as a function of d for two examples: VDD = 3Vt and 
/ // 
:::I 
0.7 
Self-timed. 
0.3 1 
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 
Cycle utilization, d 
Fig. 4. Power savings due to data dependencies. 
VDD = 6Vt. For comparison the figure also shows the power 
reduction in a self-timed circuit with a fixed supply voltage. 
It is notable that for large values of VDD the execution 
frequency is proportional to the supply voltage (refer to (2)), 
and since the execution frequency scales with d:I / ; ld (d )  can 
be expressed: 
which is linear in d. Combining this result with (7): 
y x d3 for VDD >> V,. (9 1 
For VDD = 3& in Fig. 4, ( V d d / V D D ) ’  x d and therefore: 
In summary, the power reduction in a self-timed circuit with 
fixed VDD is proportional to d, and the power reduction in a 
self-timed circuit with adaptive supply scaling can range from 
d 2  to d3 when Vu, > 3V,. 
E. Circuitry for Supply Scaling 
Adaptive supply scaling involves two power losses: one 
corresponding to the circuit overhead, and another to the 
efficiency of the DC-DC converter. The power loss in the 
circuit overhead (the FIFO-buffers and state detecting circuit) 
can be relatively small and is ignored in the analysis. The 
power loss in the DC-DC converter, on the other hand, can 
be quite significant, depending on the type of converter being 
used. In the analysis a resistive approach is used as the worst 
case and a lossless converter as the best case. Using a resistive 
approach the power saving y is reduced to (cf. (3)): 
V d d  y =  -. 
VDD 
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data dependencies for the typical case. 
F. Summary - Combining the Esfects 
Fig. 5 shows the possible power savings, using both a 
lossless and a resistive converter, when all the effects described 
above are combined: 1)  typical process, 2) typical operating 
conditions, and 3) data dependencies. A supply voltage of 
VDD = 3Vt is assumed (corresponding to VDD = 2.4 V in a 
typical CMOS process). For larger values of VDD the possible 
power saving increases, and for smaller values it decreases. As 
VDD approaches 2V, the circuit delays increase drastically, 
enabling only marginal power savings. 
At d = 1 the supply voltage is reduced to vdd = 2.1Vt 
due to typical process and operating conditions. At d = 0.35 
the supply voltage is reduced to vdd = l.6Vt. As a reference, 
Fig. 5 also shows the power savings in a self-timed circuit 
with fixed supply voltage. 
Comparing a self-timed circuit using adaptive supply scaling 
with a self-timed circuit using a fixed supply, two interesting 
cases are: 
For a worst-case computation (d = 1) and VDD = 3V,, 
the power saving, using a resistive supply scaling, is a 
factor of 1.4. This is a lower bound on the saving. 
For a computation with data dependency (d = 0.35) and 
VDD = 3Vt, the power saving using a lossless supply 
scaling is a factor of 3.6, and for VDD = 6Vt (= 5 V for 
V, = 0.83 V) the power saving is a factor of 6.4. 
This latter example corresponds to the cycle utilization 
factor of the DCC error corrector described in Section 11-B. 
As this chip has a rather low cycle utilization, the factor of 6.4 
may be considered as an upper bound on the possible power 
savings in general. 
impact on power reduction is strongly technology and design 
dependent. 
A. Short-circuit Dissipation 
In (1) short-circuit dissipation was ignored as a contribution 
to dynamic power dissipation. This form of dissipation occurs 
during a gate-output transition, when both the n-path and the 
p-path conduct. The short-circuit current may be substantial 
(both transistor paths are in saturation), but this lasts only for 
the duration of the corresponding input transition. For carefully 
designed circuits the short-circuit dissipation is typically about 
20% of the dynamic dissipation for a channel length of 1 pm 
and VDD = 5 V. The short-circuit dissipation for vdd 2 2Vt 
is given by [121: 
where ,O is the gain factor of a MOS transistor, T the rise or 
fall time, and Tp the clock period. Both T and Tp scale with 
the supply voltage and therefore: 
Hence, the power reduction due to down scaling of the supply 
voltage is even more attractive than implied by (3). For 
vdd < 2Vt short-circuit dissipation is negligible. 
B. Velocity Saturation 
Velocity saturation [ 131 is a phenomenon that is becoming 
more and more significant as technology is being scaled down. 
Due to velocity saturation the performance of CMOS circuits 
grows less than linearly with Vdd - Vt, as suggested by (2). 
For some technologies the velocities of electrons and holes 
in MOS channels tend to saturate beyond an electric field 
E of 2-6 V/pm. At VDD = 5 V this effect may reduce 
saturation currents (and therefore the performance) by more 
than a factor of two! The good side of velocity saturation is 
that, when Vdd is scaled down the corresponding performance 
loss will be modest. This implies that the power savings can 
be substantially better than estimated in the previous section. 
The significant impact velocity saturation can have on 
circuit performance, is well illustrated by the throughput of 
the DCC error corrector shown in Fig. 2. The technology used 
for this chip has a critical electric field E, = 1.7 V/pm which 
leads to substantial performance degradation at high supply 
voltages. In the figure this is seen by the rapid decline of the 
slope of the normalized throughput versus VDD graph. 
Modifying (2) for velocity saturation with L being the length 
of transistor channels we get [13, Eqn. 5.3.101: 
Iv .  REFINING THE ANALYSIS Ti=Td. (%+I) 
In this section the analysis is extended to include the effects 
of short-circuit currents and velocity saturation. Both effects - C L .  VDD . ($+I). (13) 
lead to additional power savings, but it should be noted that the pCoz:(w/L)(V~~ - GI2
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Fig. 6. Power reduction due to typical process and operating conditions 
when considering the effect of velocity saturation, labeled “Sat”, and the 
combined effect of velocity saturation and short-circuit dissipation, labeled 
“Sat + Short”. In all cases a lossless supply scaling is assumed. 
C. An Example 
As mentioned before the effects of short-circuit currents and 
velocity saturation depends very much on the technology and 
the particular design. To provide a quantitative analysis of 
the power savings we assume a technology with VDD = 6Vt, 
LE, = 2Vt, and a design where short-circuit dissipation equals 
to 20% of the dynamic power dissipation at VDD = 6Vt. 
Using these figures and (13), the power savings due to the 
presence of velocity saturation may be estimated. The result 
is shown by the graph labeled “Sat” in Fig. 6. For comparison 
the figure also shows the power reduction in a self-timed 
circuit using a fixed supply voltage, and the estimated power 
reduction using adaptive supply scaling with a lossless DC-DC 
converter, when typical process, typical operating conditions, 
and data dependencies are considered (similar graphs are found 
in Fig. 5 for VDD = 3K). The figure shows a substantial 
power reduction. At worst case computation ( d  = 1)  the 
velocity saturation leads to additional power savings of 40%. 
The effect of short-circuit dissipation can be estimated using 
(11). Combining this with the effect of velocity saturation 
the graph labeled “Sat + Short” in Fig. 6 is obtained. As 
Vdd is scaled down the short-circuit current is reduced, but 
even for worst case computations (d  = 1) the scaling of 
the supply voltage is significant enough to make short-circuit 
dissipation negligible (Pshort (Vdd)/Pshort(VDD) = 0.02). It is 
now possible to reduce the power dissipation by a factor of 
13 at d = 0.35. 
v. THE DEMONSTRATOR CHIP 
A test chip has been fabricated via Eurochip in a 1.0 pm 
CMOS process. The chip contains a system for adaptive supply 
scaling, identical to the self-timed circuit in Fig. 1. It is noted 
that the supply scaling is performed off-chip, thereby allowing 
for experimentation with different circuit configurations. 
The input FIFO is a 10 word deep buffer implemented using 
the latch type in [4]. From this, 9 state bits are generated in the 
state detecting circuit and fed to the external supply scaling 
circuit. The off-chip scaling circuit, used in the test setup, is a 
simple D/A converter, which scales the supply voltage linearly 
depending on the number of data words in the input FIFO. 
The main circuit is a delay-insensitive circuit that imple- 
ments a 16-bit dual-rail ripple-carry adder. In the adder circuit 
two Cascode Voltage Switch Logic (CVSL) function blocks 
[ 141 are used, one for the sum function and one for the carry. 
The scheme of indication in the ripple adder is identical to 
the one used by Martin in [15], which utilizes the carry- 
kill and carry-generate properties of the full-adder. Using this 
approach, the delay of the addition is data dependent, ranging 
from 1 to 16 times the delay of one full-adder. The circuit 
is therefore suitable for validation of the power estimations, 
based on data dependencies, found in Section 111. 
Fig. 7 shows an oscilloscope picture obtained by cyclically 
applying input data composed of sequences of operands that 
cause the carry to ripple 4, 8, 12, and 16 positions, respectively. 
Each cycle is initiated by a reset and the operands are input 
at a 16 MHz rate. 
The figure shows that the first, third, and fourth sequence 
lead to stable supply voltages, whereas the second sequence 
(where the carry ripples 8 positions) requires a supply voltage 
different from the discrete voltages available by the supply 
scaling in this configuration. Therefore the supply voltage 
fluctuates between two adjacent supply voltage levels. 
VI. CONCLUSION 
In this paper we have described a technique that can increase 
the power savings for self-timed circuits as much as an order of 
magnitude or more. The technique is called “adaptive supply 
scaling” or “just-in-time processing” and is particularly useful 
in systems that implement sequential algorithms with a data 
dependent computation time. 
The fabricated test chip nicely demonstrates the feasibility 
of adaptive supply scaling, but is clearly not a practical appli- 
cation (the relative cost of the overhead circuitry, is prohibitive 
in this case). For “adaptive supply scaling” or “just-in-time 
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processing” to pay off, larger subsystems must be considered. 
An example is the DCC error corrector discussed above. On 
the Other hand the subsystem can 
it is sometimes the case that substantial but local variations 
i n  workload only lead to minor variations in workload at 
the subsystem level. The granularity is therefore a topic that 
[I21 H. J. M. Veendrick, “Short-circuit dissipation of static CMOS Circuitry 
and Its Impact on the Design of Buffer Circuits,” IEEE J.  Solid-Srare 
Circ., vol. SC-19, no. 4, pp. 468-473, Aug. 1984. 
[ 131 Y. P. Tsividis, Operation and Modeling of rhe MOS Transisror. New 
York: McGraw-Hill Int., 1988. 
[I41 L. G. Heller and w. R. Griffin, “Cascode voltage switch logic: A 
differential CMOS logic family,” IEEE ISSCC Dig. Tech. Papers, Feb. 
1984. 
be too big. For 
requires further research. Other open questions are: 1 )  Are 
circuits that operate on multiple adaptively scaled supply 
voltages stable? If not in general, under which conditions? 
[I51 A. J. Martin, “Asynchronous datapaths and the design of an asyn- 
chronous adder,” FOfmal Methods in System Design, vol. 1, no. 1, 
pp. 119-137, July 1992. 
2) What are minimal and optimal buffer sizes, given the time 
constants involved? 3) Is latch-up a problem after a sudden 
drop in  V d d ?  Lars S. Nielsen was born in Heming, Denmark in 1966. He received the M.Sc. 
degree in electrical engineering in 1992 from the Department of Computer 
Science, Technical University of Denmark, Lyngby, Denmark. 
He is currently working towards the Ph.D. degree in electrical engineering 
at the Technical University of Denmark, and his research interests include 
self-timed circuits and low-power CMOS VLSI design. 
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